multicore processors

XPoint cache: Scaling existing bus-based coherence protocols for 2D and 3D many-core systems

With multi-core processors now mainstream, the shift to many-core processors poses a new set of design challenges. In particular, the scalability of coherence protocols remains a significant challenge. While complex Network-on-Chip interconnect …